Zhipu AI explores custom silicon as GLM-5.2 demand surges

Chinese AI lab Zhipu AI is in early discussions with domestic chip design houses about building a bespoke processor optimized for its GLM model family, according to a report by The Information. The move comes as daily token usage for GLM-5.2 surged 27-fold during its first week of release, straining compute capacity already squeezed by U.S. export controls on advanced semiconductors. The Beijing-based company, which trades on the Hong Kong Stock Exchange as Z.ai, has made preliminary inquiries

2 min

Chinese AI lab Zhipu AI is in early discussions with domestic chip design houses about building a bespoke processor optimized for its GLM model family, according to a report by The Information. The move comes as daily token usage for GLM-5.2 surged 27-fold during its first week of release, straining compute capacity already squeezed by U.S. export controls on advanced semiconductors.

The Beijing-based company, which trades on the Hong Kong Stock Exchange as Z.ai, has made preliminary inquiries with several Chinese ASIC design firms but has not yet selected a partner. The conversations remain exploratory, and any resulting chip would take more than two years to design, test, and bring to production.

The catalyst is straightforward. GLM-5.2, released in June 2026, became the fastest-growing model on Vercel's model aggregator platform, with daily token usage jumping as much as 27 times during launch week. At the same time, U.S. export restrictions have made it increasingly difficult for Chinese AI labs to acquire Nvidia's most capable GPUs, turning compute availability into a structural constraint rather than a cost issue.

ASICs, or application-specific integrated circuits, are processors engineered for particular model architectures rather than the general-purpose computation that GPUs provide. They typically deliver better energy efficiency and lower per-token inference costs once a model's architecture stabilizes, making them economically attractive for labs running high-volume inference workloads.

Zhipu would be following a well-established path. Google, OpenAI, ByteDance, and Alibaba have all developed proprietary chips to reduce dependence on outside GPU suppliers. Hours before The Information's report, Reuters reported that DeepSeek is also pursuing custom silicon to reduce its reliance on both Huawei and Nvidia.

The broader Chinese ASIC ecosystem has expanded since initial U.S. export restrictions took effect. Cambricon Technologies and Biren Technology are among the domestic firms active in the AI chip space, though neither has been named as a prospective Zhipu partner.

For Nvidia, each Chinese lab that transitions inference to domestic alternatives represents a slice of its China data-center revenue that becomes structurally harder to recover, regardless of how export-control policy evolves. The immediate question for Zhipu is execution: chip design, foundry access, and software adaptation must happen simultaneously, and the lab will need to build or expand a semiconductor team to see the project through.

Sources

Zhipu AI explores custom ASIC chip as GLM-5.2 usage surges 27x - Yahoo Finance / Investing.com

China's AI Lab Zhipu Weighs Custom Chip As Demand for its GLM Model Soars - The Information

Written by

More to read

  • Anthropic Demonstrates Autonomous De Novo Protein Design and Chemical Analysis with Claude

    Anthropic Demonstrates Autonomous De Novo Protein Design and Chemical Analysis with Claude Anthropic has published experimental results demonstrating Claude's ability to autonomously design de novo protein binders with physical wet-lab validation and automate complex analytical chemistry workflows. The findings show frontier LLMs acting as autonomous agents across computational biology and molecular characterization pipelines. In the primary experiment, Anthropic evaluated Claude Mythos Previe

    1 min
  • Cerebras Unveils CS-4 Rack-Scale System Powered by Three WSE-3 Turbo Chips and Nexus Architecture

    Cerebras Unveils CS-4 Rack-Scale System Powered by Three WSE-3 Turbo Chips and Nexus Architecture Cerebras Systems has announced the CS-4, a rack-scale AI accelerator system designed around three of its next-generation Wafer Scale Engine 3 Turbo (WSE-3 Turbo) chips and a modular hardware architecture dubbed Nexus. Cerebras confirmed that initial customer shipments for the CS-4 are scheduled to begin in the current quarter. The new system marks a structural shift from Cerebras's single-wafer CS

    1 min
  • AI FinOps: Cutting LLM Inference Costs by 30-60% Through Model Tiering, Caching, and GPU Optimization

    AI FinOps: Cutting LLM Inference Costs by 30-60% Through Model Tiering, Caching, and GPU Optimization Inference costs have become the second-largest line item in enterprise AI budgets, trailing only talent spend according to RapidData's State of Enterprise AI 2026. This shift represents a fundamental inversion from the 2021-2023 era when training dominated AI expenditure. The compounding nature of serving costs—accumulating every hour as long as users hit the API—means that even modest producti

    1 min