llms.blog
Hardware

DDR5 Memory Prices Climb 500% in 12 Months as AI Hyperscalers Corner Global DRAM Capacity

Spot and contract prices for standard DDR5 dynamic random-access memory (DRAM) have climbed by up to 500 percent over the past 12 months, driven by hyper-scaler procurement teams reserving global semiconductor fabrication lines for enterprise AI accelerator memory. Historical retail and channel tracking data compiled by PCPartPicker and reported by Tom's Hardware highlights severe price spikes across high-density modules. A 128GB DDR5-6400 kit that carried an all-time low of $329 now retails fo

axc
axc
2 min
DDR5 Memory Prices Climb 500% in 12 Months as AI Hyperscalers Corner Global DRAM Capacity

Spot and contract prices for standard DDR5 dynamic random-access memory (DRAM) have climbed by up to 500 percent over the past 12 months, driven by hyper-scaler procurement teams reserving global semiconductor fabrication lines for enterprise AI accelerator memory.

Historical retail and channel tracking data compiled by PCPartPicker and reported by Tom's Hardware highlights severe price spikes across high-density modules. A 128GB DDR5-6400 kit that carried an all-time low of $329 now retails for $3,399, representing a tenfold increase. Lower capacities reflect similar compounding multiples: 32GB DDR5 kits that traded at $72 in mid-2025 now list between $392 and $394, while 64GB kits have moved from $159 to $849.

DDR5 Retail Price Movements (August 2025 vs. August 2026)
---------------------------------------------------------
Capacity / Speed Tier    Historical Low    Current Price    Change
16GB DDR5-5200           $52               $239             +360%
32GB DDR5-5600           $72               $394             +447%
64GB DDR5-6000           $159              $849             +434%
96GB DDR5-6000           $189              $1,799           +852%
128GB DDR5-6400          $329              $3,399           +933%
DRAM Fabrication Allocation Shift

Fab Reallocation to High-Bandwidth Memory

The structural root of the shortage stems from wafer reallocation within major memory fabricators, including Samsung Electronics, SK Hynix, and Micron Technology. Advanced packaging requirements for High-Bandwidth Memory (HBM3e and HBM4) used in frontier AI training architectures require up to three times the silicon wafer area of conventional DDR5 dies per gigabyte of yield.

Because hyperscale data center operators are securing multi-gigawatt buildouts, cloud infrastructure providers have executed long-term supply agreements and placed advance capital deposits covering DRAM production capacity into 2027. This institutional demand has crowded out standard consumer and non-accelerated server memory production. Industry estimates indicate that mainstream DRAM chips currently trade at more than half their equivalent weight in physical gold.

Implications for Local AI Hardware

The price escalation directly impacts local model inference economics. While open-weight foundation models have scaled to configurations that run efficiently within system RAM on unified memory architectures, high DRAM component costs create high barrier entry points for self-hosted developer workstations.

Memory industry analysts project that price normalization will require either new cleanroom capacity coming online in late 2027 or a plateau in frontier cluster expansion.

Sources

HardwareComputeInfrastructureAI
ShareX (Twitter)LinkedIn

Written by

axc

More to read

  • Relativity Networks Raises 2M and Lands 0M Hyperscaler Deal for Hollow-Core AI Data Center Fiber

    Optical fiber startup Relativity Networks has secured $22 million in SAFE note funding and booked a $40 million follow-on order from an unnamed hyperscaler to deploy hollow-core fiber across distributed AI data center facilities. The funding round included participation from Rhapsody Venture Partners, Bell Ventures Inc., and Faster Than Glass LLC. The capital will support scaling production and deployment of hollow-core fiber cables engineered specifically for low-latency interconnects between

    1 min

  • Knowledge Editing in Large Language Models: How Causal Tracing, ROME, and MEMIT Modify Factual Storage in MLP Weights

    Updating factual information in pre-trained large language models has traditionally required two imperfect extremes: computationally expensive continual pre-training, or external prompt-stuffing through Retrieval-Augmented Generation (RAG). Standard gradient descent fine-tuning on isolated facts leads to catastrophic forgetting, parameter drift, and degraded general reasoning. To solve this, mechanistic interpretability researchers introduced direct model editing: a paradigm that treats transfo

    1 min

  • Prompt Compression in Production: Architecture, Latency Economics, and Degradation Trade-Offs

    As context windows expand beyond one million tokens, production LLM systems face an unexpected bottleneck: memory bandwidth and prefill latency. In high-throughput serving environments, feeding tens of thousands of tokens of few-shot demonstrations, system prompts, multi-turn conversational history, and retrieved document chunks directly into frontier models incurs heavy token costs and degrades time-to-first-token (TTFT). While early mitigation focused purely on retrieval rerankers, production

    1 min